Ridgetop Newsletter Archives

Fabless Semiconductor
Design House?

Was it a design problem or a process/foundry problem?

Ridgetop’s PDKChek® die-level test structure provides independent verification of foundry-supplied parameters.

Process-aware designs?

Ridgetop’s PDKChek provides in-situ measurements to correct for parametric variations in the die, improving production yields and major savings!

The Ridgetop View Newsletter Sign-up




Video

Watch our company intro

Video

Watch a demonstration of RingDown technology